#
filetree
Here are 2 public repositories matching this topic...
Extract and display Verilog port definitions in a clean CLI table for fast module inspection and documentation
cli parser eda rtl verilog-hdl filetree cli-tool verilog-parser utils-tools markdown-output port-extraction default-box-output repo-filetree-generator
-
Updated
Apr 13, 2026 - Lua
Improve this page
Add a description, image, and links to the filetree topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the filetree topic, visit your repo's landing page and select "manage topics."